DSP Algorithm based Enhanced Phase Locked Loop Scheme for DSTATCOM
نویسندگان
چکیده
This paper deals with Enhanced Phase Locked Loop Control scheme for Distributed Static Compensator (DSTATCOM) in the distribution system. The proposed control scheme based DSTATCOM eliminates current harmonics, maintains unity power factor at source, zero voltage regulation and load balancing. The Enhanced Phase Locked Loop (EPLL) Control scheme is based on Digital Signal Processing (DSP) which is used to extract fundamental component of active and reactive currents for generation of reference source currents. The DSTATCOM consists of sixleg based voltage source converter (VSC) which uses unipolar switching which doubles the switching frequency and reduces size of the filtering circuit. The zig-zag/three singlephase transformers reduce DC bus voltage and acts as a neutral current compensator. The proposed control scheme for six-leg DSTATCOM is modeled and validated in MATLAB R2012b by using simpower systems toolbox. Keywords–Distributed static compensator (DSTATCOM), unity power factor, zero voltage regulation, enhanced phase locked loop (EPLL), distribution system, resonant converter, simulation, ac analysis.
منابع مشابه
Design and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)
Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...
متن کاملLow Settling Time All Digital DLL For VHF Application
Settling time is one of the most important parameter in design of DLLs. In this paper we propose a new high speed with low settling time Delay Locked Loop (DLL) in which a digital signal processor (DSP) is used instead of using phase-frequency detector, charge pump and loop filter in conventional DLL. To have better settling time, PRP conjugate gradient algorithm is used to optimize delay of ea...
متن کاملطراحی حلقه قفل شده تاخیر برای گیرنده های بی سیم جهت بکارگیری در کاربردهای فرکانس بالا
In this paper, a new approach using gradient optimization algorithm for delay locked loop (DLL) is provided. Among the salient features of this structure, the proposed DLL can be quickly locked and can be used as a high-frequency circuit. In this novel architecture a digital signal processor (DSP) is used instead of phase detector, charge pump and loop filter. In digital transmitters to select ...
متن کاملDual Phase Detector Based Delay Locked Loop for High Speed Applications
In this paper a new architecture for delay locked loops will be presented. One of problems in phase-frequency detectors (PFD) is static phase offset or reset path delay. The proposed structure decreases the jitter resulted from PFD by switching two PFDs. In this new architecture, a conventional PFD is used before locking of DLL to decrease the amount of phase difference between input and outpu...
متن کاملPerformance Analysis of Cascaded Multilevel Inverter Based DSTATCOM
In this paper, a single-phase Seven-Level and Five-Level cascaded H-Bridge Inverter (CHB) based Distribution Static Compensator (DSTATCOM) is presented. A simple control algorithm based on inverse park PLL was proposed for both five-level and seven-level inverters. Synchronous Reference Frame theory (SRF) as control algorithm is used for reference source current extraction and to generate gatin...
متن کامل